Wolfram Library Archive


Courseware Demos MathSource Technical Notes
All Collections Articles Books Conference Proceedings
Title

A Method of Formal Verification of Cryptographic Circuits
Author

Kanji Hirabayashi
Organization: Toshiba Techno Center, Inc., Tokyo, Japan
Journal / Anthology

Journal of Electronic Testing
Year: 1998
Volume: 13
Page range: 321-322
Description

In this letter we report the formal verification of encryption and decryption circuits. After we describe algebraically a simple modular arithmetic circuit at both function and logic levels, we apply the symbolic manipulation of Mathematica.
Subject

*Applied Mathematics > Computer Science