|  |  |  |  | 
         
          |  |  |  | 
         
          |  |  A Method of Formal Verification of Cryptographic Circuits
 
  |  | 
        
          |  |  |  | 
         
          |  |  
 | Organization: | Toshiba Techno Center, Inc., Tokyo, Japan | 
  |  | 
        
          |  |  |  | 
         
          |  |  
 | Journal of Electronic Testing | 
  |  | 
        
          |  |  |  | 
         
          |  |  In this letter we report the formal verification of encryption and decryption circuits. After we describe algebraically a simple modular arithmetic circuit at both function and logic levels, we apply the symbolic manipulation of Mathematica.
 
  |  | 
        
          |  |  |  | 
         
          |  |  
  |  |